

FIG. 1




FIG. 2




FIG. 3






FIG. 4



FUNCTIONAL BLOCK DIAGRAM OF INTERRUPT CONTROLLER

FIG. 5



6

Offset	Register	Description
0	ISR	Interrupt Status Register
4	IER	Interrupt Enable Register
8	IER_set	Each bit written as one will set the corresponding bit in IER
C	IER_clr	Each bit written as one will clr the corresponding bit in IER
10	FIR	Force Interrupt Register
14	FIR_set	Each bit written as one will set the corresponding bit in FIR
18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
1C	IMX	Interrupt Mux Register ('1/D' Routes interrupt to nFIQ/nIRQ)
20	IMX_set	Each bit written as one will set the corresponding bit in IMX
24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
28	VIR	Read only Valid Interrupt Register for nIRQ
2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ

280

282

284

FIG. 7

Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
A	Not Defined
B	Not Defined
C	Not Defined
D	Timer 2
E	Timer 1
F	Not defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

FIG. 8

INTERRUPT CONTROLLER			
VIRQ_CPU	CFO0:1000	RO	32B VALID INTERRUPT STATUS FOR CPU (PRIMARY)
VIRQ_COP	CFO0:1004	RO	32B VALID INTERRUPT STATUS FOR COP (SECONDARY)
VFIQ_CPU	CFO0:1008	RO	32B FIQ VALID INTERRUPT STATUS FOR CPU (PRIMARY)
VFIQ_COP	CFO0:100C	RO	32B FIQ VALID INTERRUPT STATUS FOR COP (SECONDARY)
ISR (READ-ONLY)	CFO0:1010	RO	32B LATCHED INTERRUPT STATUS REGISTER (HW)
FIR (READ-ONLY)	CFO0:1014	RO	32B FORCED INTERRUPT STATUS REGISTER (SW)
FIR_SET	CFO0:1018	SET	32B FORCE INTERRUPT REGISTER SET
FIR_CLR	CFO0:101C	CLR	32B FORCE INTERRUPT REGISTER CLEAR
CPU_IER (READ-ONLY)	CFO0:1020	RO	32B ENABLED INTERRUPT SOURCE FOR CPU
CPU_IER_SET	CFO0:1024	SET	32B SET INTERRUPT SOURCE FOR CPU
CPU_IER_CLR	CFO0:1028	CLR	32B CLEAR INTERRUPT SOURCE FOR CPU
CPU_IEP_CLASS	CFO0:102C	RW	32B CPU'S INTERRUPT ENABLE PRIORITY CLASS (FIQ/RQ)
COP_IER (READ-ONLY)	CFO0:1030	RO	32B ENABLED INTERRUPT SOURCE FOR COP
COP_IER_SET	CFO0:1034	SET	32B SET INTERRUPT SOURCE FOR COP
COP_IER_CLR	CFO0:1038	CLR	32B CLEAR INTERRUPT SOURCE FOR COP
COP_IEP_CLASS	CFO0:103C	RW	32B COP'S INTERRUPT ENABLE PRIORITY CLASS (FIQ/RQ)
DMA_STATUS	CFO0:1040	RO	32B DMA INTERRUPT SOURCE STATUS

FIG. 9A

GB
EIGI

FIG. 9C